

ModelSim - INTEL FPGA STARTER EDITION 2020.1

File Edit View Compile Simulate Add Project Tools Layout Bookmarks Window Help

ColumnLayout AllColumns

CA\Users\usuario\Desktop\HA\Sum_com8b.v - Notepad++

```
1 module S8b_Com(  
2   input [7:0]e1,  
3   input [7:0]e2,  
4   input Ci,  
5   output [8:0]c  
6 );  
7  
8  
9 wire c1;  
10  
11  
12 S4b_Com S4b_Com1(.A(e1[3:0]), .B(e2[3:0]), .Ac(0), .C(c[3:0]));  
13  
14 S4b_Com S4b_Com2(.A(e1[7:4]), .B(e2[7:4]), .Ac(c1), .C(c[9:4]));  
15  
16  
17 endmodule
```

Wave - Default

Signal	Value
/S8b_Com/c	101111110
/S8b_Com/c1	St1
/S8b_Com/Ci	HiZ
/S8b_Com/e1	111111111
/S8b_Com/e2	011111111

Now: 100000 ps
Cursor 1: 5915 ps

Transcript

```
Time: 0 ps Iteration: 0 Instance: /S8b_Com/S4b_Com1 File: C:/Users/usuario/Desktop/HA/Sum_Com8b.v Line: 12  
** Warning: (vsim-3015) [PCDFC] - Port size (5) does not match connection size (6) for port 'C'. The port definition is at: C:/Users/usuario/Desktop/HA/Sum_instancia4b.v(5).  
Time: 0 ps Iteration: 0 Instance: /S8b_Com/S4b_Com2 File: C:/Users/usuario/Desktop/HA/Sum_com8b.v Line: 14  
add wave -position end sim:/S8b_Com/c  
add wave -position end sim:/S8b_Com/c1  
add wave -position end sim:/S8b_Com/Ci  
add wave -position end sim:/S8b_Com/e1  
add wave -position end sim:/S8b_Com/e2  
force -freeze sim:/S8b_Com/e2 11111111 0  
force -freeze sim:/S8b_Com/e1 11111111 0  
VSIM 31> run  
VSIM 32>
```

Project: HA Now: 100 ns Delta: 0 sim:/S8b_Com

10:42 11/2/2026